summaryrefslogtreecommitdiff
path: root/Source/Core
diff options
context:
space:
mode:
authorRyan Houdek <Sonicadvance1@gmail.com>2014-11-14 09:25:32 -0600
committerRyan Houdek <Sonicadvance1@gmail.com>2014-11-14 09:25:32 -0600
commitbe44fdf0ec020dff2d12b0b81bf9be54fad1dfbf (patch)
treef77dfcbd16ca866a762eb367886cfaca91ee0daa /Source/Core
parent00f4217382e378900f9657e139042bdd37c84cf8 (diff)
parenteb7543d139aec1412484fc8b2f7eb6ba2efb45a5 (diff)
Merge pull request #1542 from Sonicadvance1/armv7-fixes
Reenables the ARMv7 FPR cache + minor ARMv7 things.
Diffstat (limited to 'Source/Core')
-rw-r--r--Source/Core/Core/PowerPC/JitArm32/Jit.cpp1
-rw-r--r--Source/Core/Core/PowerPC/JitArm32/JitArm_FloatingPoint.cpp5
-rw-r--r--Source/Core/Core/PowerPC/JitArm32/JitArm_LoadStoreFloating.cpp5
-rw-r--r--Source/Core/Core/PowerPC/JitArm32/JitArm_Paired.cpp2
4 files changed, 10 insertions, 3 deletions
diff --git a/Source/Core/Core/PowerPC/JitArm32/Jit.cpp b/Source/Core/Core/PowerPC/JitArm32/Jit.cpp
index de9abfa988..cf2ef79562 100644
--- a/Source/Core/Core/PowerPC/JitArm32/Jit.cpp
+++ b/Source/Core/Core/PowerPC/JitArm32/Jit.cpp
@@ -444,7 +444,6 @@ const u8* JitArm::DoJit(u32 em_address, PPCAnalyst::CodeBuffer *code_buf, JitBlo
BKPT(0x7777);
}
JitArmTables::CompileInstruction(ops[i]);
- fpr.Flush();
if (js.memcheck && (opinfo->flags & FL_LOADSTORE))
{
// Don't do this yet
diff --git a/Source/Core/Core/PowerPC/JitArm32/JitArm_FloatingPoint.cpp b/Source/Core/Core/PowerPC/JitArm32/JitArm_FloatingPoint.cpp
index af266e5c98..41a11a10c2 100644
--- a/Source/Core/Core/PowerPC/JitArm32/JitArm_FloatingPoint.cpp
+++ b/Source/Core/Core/PowerPC/JitArm32/JitArm_FloatingPoint.cpp
@@ -27,6 +27,7 @@ void JitArm::fctiwx(UGeckoInstruction inst)
{
INSTRUCTION_START
JITDISABLE(bJITFloatingPointOff);
+ FALLBACK_IF(true);
u32 b = inst.FB;
u32 d = inst.FD;
@@ -134,6 +135,8 @@ void JitArm::fctiwzx(UGeckoInstruction inst)
{
INSTRUCTION_START
JITDISABLE(bJITFloatingPointOff);
+ FALLBACK_IF(true);
+
u32 b = inst.FB;
u32 d = inst.FD;
@@ -493,6 +496,8 @@ void JitArm::frsqrtex(UGeckoInstruction inst)
{
INSTRUCTION_START
JITDISABLE(bJITPairedOff);
+ FALLBACK_IF(true);
+
FALLBACK_IF(inst.Rc);
u32 b = inst.FB, d = inst.FD;
diff --git a/Source/Core/Core/PowerPC/JitArm32/JitArm_LoadStoreFloating.cpp b/Source/Core/Core/PowerPC/JitArm32/JitArm_LoadStoreFloating.cpp
index f54b8ed635..e9588b1c62 100644
--- a/Source/Core/Core/PowerPC/JitArm32/JitArm_LoadStoreFloating.cpp
+++ b/Source/Core/Core/PowerPC/JitArm32/JitArm_LoadStoreFloating.cpp
@@ -134,7 +134,7 @@ void JitArm::lfXX(UGeckoInstruction inst)
if (update)
MOV(RA, rB);
- if (SConfig::GetInstance().m_LocalCoreStartupParameter.bFastmem)
+ if (false)
{
Operand2 mask(2, 1); // ~(Memory::MEMVIEW32_MASK)
BIC(rB, rB, mask); // 1
@@ -301,7 +301,8 @@ void JitArm::stfXX(UGeckoInstruction inst)
MOV(RA, rB);
SetCC();
}
- if (SConfig::GetInstance().m_LocalCoreStartupParameter.bFastmem)
+
+ if (false)
{
Operand2 mask(2, 1); // ~(Memory::MEMVIEW32_MASK)
BIC(rB, rB, mask); // 1
diff --git a/Source/Core/Core/PowerPC/JitArm32/JitArm_Paired.cpp b/Source/Core/Core/PowerPC/JitArm32/JitArm_Paired.cpp
index cd4a28cd00..eeeb743f69 100644
--- a/Source/Core/Core/PowerPC/JitArm32/JitArm_Paired.cpp
+++ b/Source/Core/Core/PowerPC/JitArm32/JitArm_Paired.cpp
@@ -21,6 +21,8 @@ void JitArm::ps_rsqrte(UGeckoInstruction inst)
{
INSTRUCTION_START
JITDISABLE(bJITPairedOff);
+ FALLBACK_IF(true);
+
FALLBACK_IF(inst.Rc);
u32 b = inst.FB, d = inst.FD;