summaryrefslogtreecommitdiff
path: root/Source
diff options
context:
space:
mode:
authorStenzek <stenzek@gmail.com>2018-01-27 22:32:57 +1000
committerStenzek <stenzek@gmail.com>2018-01-27 22:32:57 +1000
commit15efd42eba99558569a41e9088aba32371c8d99a (patch)
tree079c307df92d1528809eee4bfcb55f9d26b47dd8 /Source
parent8933fe599c5ae7127c6cd3de707eb73f3d79d117 (diff)
Jit64: Don't flush PC in exception block
These blocks can only be executed as a result of a DSI exception from a loadstore, where we now flush the PC register prior to the loadstore.
Diffstat (limited to 'Source')
-rw-r--r--Source/Core/Core/PowerPC/Jit64/Jit.cpp4
1 files changed, 0 insertions, 4 deletions
diff --git a/Source/Core/Core/PowerPC/Jit64/Jit.cpp b/Source/Core/Core/PowerPC/Jit64/Jit.cpp
index facfe820e5..6b3ce7eda0 100644
--- a/Source/Core/Core/PowerPC/Jit64/Jit.cpp
+++ b/Source/Core/Core/PowerPC/Jit64/Jit.cpp
@@ -923,10 +923,6 @@ const u8* Jit64::DoJit(u32 em_address, PPCAnalyst::CodeBuffer* code_buf, JitBloc
fprToFlush[js.revertFprLoad] = false;
gpr.Flush(RegCache::FlushMode::MaintainState, gprToFlush);
fpr.Flush(RegCache::FlushMode::MaintainState, fprToFlush);
-
- // If a memory exception occurs, the exception handler will read
- // from PC. Update PC with the latest value in case that happens.
- MOV(32, PPCSTATE(pc), Imm32(ops[i].address));
WriteExceptionExit();
SwitchToNearCode();
}