diff options
| author | Lioncash <mathew1800@gmail.com> | 2014-08-19 14:20:51 -0400 |
|---|---|---|
| committer | Lioncash <mathew1800@gmail.com> | 2014-08-19 14:20:51 -0400 |
| commit | a09cf1d8f1bdc58de56b8fbb2d2282b8e59d2e69 (patch) | |
| tree | f08214237b58d33802a2bc657207da2a1a7fcbd8 /Source | |
| parent | 355f7b366b572538791cd218d1c5d193147cf3ef (diff) | |
| parent | a013830b4f3fb4c57064f8d5a25d3d76e622ff06 (diff) | |
Merge pull request #835 from lioncash/table
Core: Fix vertical alignment of a table in DSPTables.cpp
Diffstat (limited to 'Source')
| -rw-r--r-- | Source/Core/Core/DSP/DSPTables.cpp | 24 |
1 files changed, 12 insertions, 12 deletions
diff --git a/Source/Core/Core/DSP/DSPTables.cpp b/Source/Core/Core/DSP/DSPTables.cpp index 05af073f9f..74cd0228ae 100644 --- a/Source/Core/Core/DSP/DSPTables.cpp +++ b/Source/Core/Core/DSP/DSPTables.cpp @@ -467,20 +467,20 @@ const pdlabel_t regnames[] = {0x15, "PROD.M1", "Prod M1",}, {0x16, "PROD.H", "Prod H",}, {0x17, "PROD.M2", "Prod M2",}, - {0x18, "AX0.L", "Extra Accu L 0",}, - {0x19, "AX1.L", "Extra Accu L 1",}, - {0x1a, "AX0.H", "Extra Accu H 0",}, - {0x1b, "AX1.H", "Extra Accu H 1",}, - {0x1c, "AC0.L", "Accu Low 0",}, - {0x1d, "AC1.L", "Accu Low 1",}, - {0x1e, "AC0.M", "Accu Mid 0",}, - {0x1f, "AC1.M", "Accu Mid 1",}, + {0x18, "AX0.L", "Extra Accu L 0",}, + {0x19, "AX1.L", "Extra Accu L 1",}, + {0x1a, "AX0.H", "Extra Accu H 0",}, + {0x1b, "AX1.H", "Extra Accu H 1",}, + {0x1c, "AC0.L", "Accu Low 0",}, + {0x1d, "AC1.L", "Accu Low 1",}, + {0x1e, "AC0.M", "Accu Mid 0",}, + {0x1f, "AC1.M", "Accu Mid 1",}, // To resolve combined register names. - {0x20, "ACC0", "Accu Full 0",}, - {0x21, "ACC1", "Accu Full 1",}, - {0x22, "AX0", "Extra Accu 0",}, - {0x23, "AX1", "Extra Accu 1",}, + {0x20, "ACC0", "Accu Full 0",}, + {0x21, "ACC1", "Accu Full 1",}, + {0x22, "AX0", "Extra Accu 0",}, + {0x23, "AX1", "Extra Accu 1",}, }; const DSPOPCTemplate *opTable[OPTABLE_SIZE]; |
