summaryrefslogtreecommitdiff
path: root/Source/Core
diff options
context:
space:
mode:
Diffstat (limited to 'Source/Core')
-rw-r--r--Source/Core/Core/PowerPC/Jit64/Jit_LoadStore.cpp3
-rw-r--r--Source/Core/Core/PowerPC/JitArm64/JitArm64_LoadStore.cpp3
2 files changed, 2 insertions, 4 deletions
diff --git a/Source/Core/Core/PowerPC/Jit64/Jit_LoadStore.cpp b/Source/Core/Core/PowerPC/Jit64/Jit_LoadStore.cpp
index eae7eee207..51fd336760 100644
--- a/Source/Core/Core/PowerPC/Jit64/Jit_LoadStore.cpp
+++ b/Source/Core/Core/PowerPC/Jit64/Jit_LoadStore.cpp
@@ -234,10 +234,9 @@ void Jit64::lXXx(UGeckoInstruction inst)
void Jit64::dcbx(UGeckoInstruction inst)
{
- FALLBACK_IF(m_accurate_cpu_cache_enabled);
-
INSTRUCTION_START
JITDISABLE(bJITLoadStoreOff);
+ FALLBACK_IF(m_accurate_cpu_cache_enabled);
// Check if the next instructions match a known looping pattern:
// - dcbx rX
diff --git a/Source/Core/Core/PowerPC/JitArm64/JitArm64_LoadStore.cpp b/Source/Core/Core/PowerPC/JitArm64/JitArm64_LoadStore.cpp
index bcab1ede76..8c80151e91 100644
--- a/Source/Core/Core/PowerPC/JitArm64/JitArm64_LoadStore.cpp
+++ b/Source/Core/Core/PowerPC/JitArm64/JitArm64_LoadStore.cpp
@@ -757,10 +757,9 @@ void JitArm64::stmw(UGeckoInstruction inst)
void JitArm64::dcbx(UGeckoInstruction inst)
{
- FALLBACK_IF(m_accurate_cpu_cache_enabled);
-
INSTRUCTION_START
JITDISABLE(bJITLoadStoreOff);
+ FALLBACK_IF(m_accurate_cpu_cache_enabled);
u32 a = inst.RA, b = inst.RB;