1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
|
.include "asm/macros.inc"
.include "constants/constants.inc"
.syntax unified
.text
.code 16
.global RAMFUNCS_BASE
RAMFUNCS_BASE::
sub_080B197C:: @ 0x080B197C
push {r4, r5, r6}
ldr r2, _080B19C0 @ =gRoomControls
ldrh r3, [r2, #0xa]
ldrh r4, [r2, #6]
subs r3, r3, r4
ldrh r4, [r2, #0xc]
ldrh r2, [r2, #8]
subs r4, r4, r2
adds r5, r4, #0
lsrs r3, r3, #4
lsrs r4, r4, #4
lsls r4, r4, #7
adds r3, r3, r4
lsls r3, r3, #2
adds r0, r0, r3
subs r1, #0x40
ldr r2, _080B19C4 @ =0x80000020
ldr r3, _080B19C8 @ =0x040000D4
movs r4, #1
lsls r4, r4, #8
movs r6, #0x17
cmp r5, #8
bhs _080B19AE
stm r3!, {r0, r1, r2}
b _080B19B4
_080B19AE:
subs r0, r0, r4
_080B19B0:
stm r3!, {r0, r1, r2}
adds r0, r0, r4
_080B19B4:
subs r3, #0xc
adds r1, #0x40
subs r6, #1
bne _080B19B0
pop {r4, r5, r6}
bx lr
.align 2, 0
_080B19C0: .4byte gRoomControls
_080B19C4: .4byte 0x80000020
_080B19C8: .4byte 0x040000D4
@ r0 = entity*
arm_func_start arm_GetTileAtEntityPos
arm_GetTileAtEntityPos: @ 0x080B19CC
ldrb r2, [r0, #0x38] @ obj layer
ldrh r1, [r0, #0x32] @ obj y
ldrh r0, [r0, #0x2e] @ obj x
ldr ip, _080B1C10 @ =gRoomControls
arm_sub_080B19D8:
ldrh r3, [ip, #6]
sub r0, r0, r3 @ obj x - room x
ldrh r3, [ip, #8]
sub r1, r1, r3 @ obj y - room y
arm_sub_080B19EC:
lsl r0, r0, #0x16
lsr r0, r0, #0x1a
lsl r1, r1, #0x16
lsr r1, r1, #0x1a
arm_sub_080B19FC:
add r0, r0, r1, lsl #6
mov r1, r2
arm_sub_080B1A04:
ldr r2, _080B1C14 @ =gUnk_08000258
b _080B1A64
arm_func_start arm_sub_080B1A0C
arm_sub_080B1A0C: @ 0x080B1A0C
ldrh r3, [r0, #0x2e]
add r3, r3, r1
ldrh r1, [r0, #0x32]
add r1, r1, r2
ldrb r2, [r0, #0x38]
mov r0, r3
b arm_GetTileTypeByPos
arm_GetTileTypeByEntity: // GetCell
ldrb r2, [r0, #0x38]
ldrh r1, [r0, #0x32]
ldrh r0, [r0, #0x2e]
arm_GetTileTypeByPos:
ldr ip, _080B1C18 @ =gRoomControls
ldrh r3, [ip, #6]
sub r0, r0, r3
ldrh r3, [ip, #8]
sub r1, r1, r3
arm_sub_080B1A48:
lsl r0, r0, #0x16
lsr r0, r0, #0x1a
lsl r1, r1, #0x16
lsr r1, r1, #0x1a
arm_sub_080B1A58:
add r0, r0, r1, lsl #6
mov r1, r2
arm_func_start arm_GetTileType
arm_GetTileType: @ 0x080B1A60
ldr r2, _080B1C1C @ =gUnk_08000228
_080B1A64:
add r2, r2, r1, lsl #3
ldr r1, [r2]
lsl r0, r0, #1
ldrh r0, [r1, r0]
cmp r0, #0x4000 @ return tile index is OOB
bxhs lr
ldr r1, [r2, #4]
lsl r0, r0, #1
ldrh r0, [r1, r0]
bx lr
arm_func_start arm_GetActTileRelative
arm_GetActTileRelative: @ 0x080B1A8C
ldrh r3, [r0, #0x2e]
add r3, r3, r1
ldrh r1, [r0, #0x32]
add r1, r1, r2
ldrb r2, [r0, #0x38]
mov r0, r3
b arm_sub_080B1AB4
arm_GetActTile: // GetCellAct
ldrb r2, [r0, #0x38]
ldrh r1, [r0, #0x32]
ldrh r0, [r0, #0x2e]
arm_sub_080B1AB4:
ldr ip, _080B1C20 @ =gRoomControls
ldrh r3, [ip, #6]
sub r0, r0, r3
ldrh r3, [ip, #8]
sub r1, r1, r3
arm_sub_080B1AC8:
lsl r0, r0, #0x16
lsr r0, r0, #0x1a
lsl r1, r1, #0x16
lsr r1, r1, #0x1a
arm_sub_080B1AD8:
add r0, r0, r1, lsl #6
mov r1, r2
arm_sub_080B1AE0:
ldr r2, _080B1C24 @ =gUnkDataPtrs
ldr r2, [r2, r1, lsl #2]
ldrb r0, [r2, r0]
bx lr
arm_func_start arm_sub_080B1AF0
arm_sub_080B1AF0: @ 0x080B1AF0
@ r0 = entity*
@ r1 = x
@ r2 = y
ldrh r3, [r0, #0x2e] @ ent.x + x
add r3, r3, r1
ldrh r1, [r0, #0x32] @ ent.y + y
add r1, r1, r2
ldrb r2, [r0, #0x38] @ ent.layer
mov r0, r3
b arm_sub_080B1B18
arm_sub_080B1B0C: // GetCellAtt
ldrb r2, [r0, #0x38] @ ent.layer
ldrh r1, [r0, #0x32] @ ent.y
ldrh r0, [r0, #0x2e] @ ent.x
arm_sub_080B1B18:
ldr ip, _080B1C28 @ =gRoomControls
ldrh r3, [ip, #6]
sub r0, r0, r3 @ ent.x - gRoomControls.origin_x
ldrh r3, [ip, #8]
sub r1, r1, r3 @ ent.y - gRoomControls.origin_y
arm_sub_080B1B2C:
lsl r0, r0, #0x16
lsr r0, r0, #0x1a @ /= 16
lsl r1, r1, #0x16
lsr r1, r1, #0x1a @ /= 16
arm_sub_080B1B3C:
add r0, r0, r1, lsl #6 @ convert coords to tile index
mov r1, r2
arm_sub_080B1B44:
ldr r2, _080B1C2C @ =gUnk_08000248
ldr r1, [r2, r1, lsl #2]
ldrb r0, [r1, r0] @ load collision tile at my location
bx lr
arm_func_start arm_sub_080B1B54
arm_sub_080B1B54: @ 0x080B1B54
lsls r0, r0, #0x12
ldrlo r1, _080B1C30 @ =gUnk_080B37A0
ldrhs r1, _080B1C34 @ =gUnk_080B7910
ldrb r0, [r1, r0, lsr #18]
bx lr
arm_func_start arm_sub_080B1B68
arm_sub_080B1B68: @ 0x080B1B68
lsrs r2, r0, #0xe
bxne lr
ldr r2, _080B1C38 @ =gUnk_0800022C
ldr r1, [r2, r1, lsl #3]
lsl r0, r0, #1
ldrh r0, [r1, r0]
bx lr
arm_func_start arm_sub_080B1B84
arm_sub_080B1B84: @ 0x080B1B84
mov ip, lr
bl arm_GetTileType
lsls r0, r0, #0x12
ldrlo r1, _080B1C3C @ =gUnk_08000360
ldrhs r1, _080B1C40 @ =gUnk_080B7A3E
lsr r0, r0, #0x11
ldrh r0, [r1, r0]
bx ip
arm_func_start arm_sub_080B1BA4
arm_sub_080B1BA4: @ 0x080B1BA4
mov ip, lr
mov r3, r2
bl arm_GetTileType
lsls r0, r0, #0x12
ldrlo r1, _080B1C44 @ =gUnk_08000360
ldrhs r1, _080B1C48 @ =gUnk_080B7A3E
lsr r0, r0, #0x11
ldrh r0, [r1, r0]
and r0, r0, r3
bx ip
arm_func_start sub_080B1BCC
sub_080B1BCC: @ 0x080B1BCC
ldrh r3, [r0, #0x2e]
add r1, r1, r3
ldrh r3, [r0, #0x32]
add r2, r2, r3
ldr ip, _080B1C4C @ =gRoomControls
ldrh r3, [ip, #6]
sub r1, r1, r3
ldrh r3, [ip, #8]
sub r2, r2, r3
and r1, r1, #0x3f0
and r2, r2, #0x3f0
add r1, r1, r2, lsl #6
ldr r2, _080B1C50 @ =gUnkDataPtrs
ldrb r3, [r0, #0x38]
ldr r2, [r2, r3, lsl #2]
ldrb r0, [r2, r1, lsr #4]
bx lr
.align 2, 0
_080B1C10: .4byte gRoomControls
_080B1C14: .4byte gUnk_08000258
_080B1C18: .4byte gRoomControls
_080B1C1C: .4byte gUnk_08000228
_080B1C20: .4byte gRoomControls
_080B1C24: .4byte gUnkDataPtrs
_080B1C28: .4byte gRoomControls
_080B1C2C: .4byte gUnk_08000248
_080B1C30: .4byte gUnk_080B37A0
_080B1C34: .4byte gUnk_080B7910
_080B1C38: .4byte gUnk_0800022C
_080B1C3C: .4byte gUnk_08000360
_080B1C40: .4byte gUnk_080B7A3E
_080B1C44: .4byte gUnk_08000360
_080B1C48: .4byte gUnk_080B7A3E
_080B1C4C: .4byte gRoomControls
_080B1C50: .4byte gUnkDataPtrs
arm_func_start UpdateCollision
UpdateCollision: @ 0x080B1C54
@ r0 : Entity* this
ldrb r1, [r0, #0x10]
ands r1, r1, #0x80 @ disable collision flag
bxeq lr
ldr r2, _080B200C @ =gCollidableList
ldr r3, _080B2010 @ =gCollidableCount
ldrb r1, [r3]
str r0, [r2, r1, lsl #2]
add r1, r1, #1
strb r1, [r3]
bx lr
arm_func_start arm_CollideAll
arm_CollideAll: @ 0x080B1C7C
THIS .req r4
OTHER .req r5
push {r4, r5, r6, r7, r8, sb, sl, lr}
add r0, pc, #0x104 @ =_080B1D8C
ldm r0, {r8, sb, sl}
ldrb sl, [sl]
cmp sl, #0
beq _080B1D84
ldr r8, [r8] // load entity
mov r7, r8
next_this:
ldr THIS, [r8, #8]
ldrb r0, [THIS, #0x10]
ands r0, r0, #0x80 // disable collision flag
beq end_check_this
ldrb r0, [THIS, #0x3c] // collisionFlags
and r0, r0, #7 // first 3 bits
mov r1, #1
lsl r6, r1, r0 // 1 << (collisionFlags & 7)
ldrb r3, [THIS, #0x3c]
ldrb r2, [THIS, #0x3d] // iframes
mov ip, sl
next_other: // r4 = this, r5 = other
subs ip, ip, #1
bmi end_check_this
ldr OTHER, [sb, ip, lsl #2]
cmp THIS, OTHER
beq next_other
ldr r0, [OTHER, #0x3b] // collisionMask
ands r0, r0, r6 // other.collisionMask & (1 << m)
beq next_other
ldrb r0, [OTHER, #0x10] // disable collision flag
ands r0, r0, #0x80
beq next_other
ldrb r0, [THIS, #0x38] // collisionLayer
ldrb r1, [OTHER, #0x38]
ands r0, r0, r1
beq next_other
ldrb r0, [OTHER, #0x3c] // collisionFlags
orr r0, r0, r3
lsrs r0, r0, #7 // top
bhs _080B1D20
ldrb r0, [OTHER, #0x3d] // iframes
orrs r0, r0, r2
bne next_other
_080B1D20:
bl arm_CalcCollision
cmp r0, #0
beq next_other
ldrb r3, [THIS, #0x3c]
ldrb r0, [THIS, #0x3d] // iframes
ldrb r1, [THIS, #0x43] // hitType
orr r2, r0, r1
ldrb r0, [OTHER, #0x41] // OTHER processing a collision already?
ands r0, r0, #0x80
bne _080B1D58 // branch if set
str THIS, [OTHER, #0x4c] // contactedEntity
ldrb r0, [THIS, #0x40]
orr r0, r0, #0x80
strb r0, [OTHER, #0x41] // contactFlags |= 0x80
_080B1D58:
ldrb r0, [THIS, #0x41] // THIS processing a collision already?
ands r0, r0, #0x80
bne next_other
str OTHER, [THIS, #0x4c]
ldrb r0, [OTHER, #0x40]
orr r0, r0, #0x80
strb r0, [THIS, #0x41]
b next_other
end_check_this:
ldr r8, [r8, #4]
cmp r8, r7
bne next_this
_080B1D84:
pop {r4, r5, r6, r7, r8, sb, sl, lr}
bx lr
_080B1D8C: .4byte gUnk_02018EA0
_080B1D90: .4byte gCollidableList
_080B1D94: .4byte gCollidableCount
arm_func_start arm_CalcCollision
arm_CalcCollision: @ 0x080B1D98
THIS .req r4
OTHER .req r5
BB_THIS .req r6
BB_OTHER .req r7
push {r2, r3, r6, r7, r8, sb, ip, lr}
ldr BB_THIS, [THIS, #0x48]
ldr BB_OTHER, [OTHER, #0x48]
ldrh r0, [THIS, #0x2e]
ldrh r1, [OTHER, #0x2e]
sub r0, r0, r1
ldrsb r1, [BB_THIS]
add r0, r0, r1
ldrsb r1, [BB_OTHER]
sub r0, r0, r1
ldrb r1, [BB_THIS, #6]
ldrb r2, [BB_OTHER, #6]
add r1, r1, r2
add r2, r0, r1
cmp r2, r1, lsl #1
bhi not_overlapping
ldrh r1, [THIS, #0x32]
ldrh r2, [OTHER, #0x32]
sub r1, r1, r2
ldrsb r2, [BB_THIS, #1]
add r1, r1, r2
ldrsb r2, [BB_OTHER, #1]
sub r1, r1, r2
ldrb r2, [BB_THIS, #7]
ldrb r3, [BB_OTHER, #7]
add r2, r2, r3
add r3, r1, r2
cmp r3, r2, lsl #1
bhi not_overlapping
mov r2, #5
mov r3, #5
ldr r8, [THIS, #0x3c] // collisionFlags & 0x10
ands r8, r8, #0x10
ldrbne r2, [BB_THIS, #8] // 3d hitbox
ldr r8, [OTHER, #0x3c]
ands r8, r8, #0x10
ldrbne r3, [BB_OTHER, #8]
add r2, r2, r3
ldrsh r8, [THIS, #0x36] // Z
ldrsh sb, [OTHER, #0x36]
sub r8, r8, sb
add r8, r2, r8
cmp r8, r2, lsl #1
bhi not_overlapping
ldrb r2, [THIS, #0x3c] // collisionFlags & BBOX_SOLID
and r2, r2, #0x20
lsr r2, r2, #3
ldrb r3, [OTHER, #0x3c]
and r3, r3, #0x20
adds r2, r2, r3, lsr #2
beq _080B1E74
add r3, pc, #0x180 @ =_080B1FEC
ldr r2, [r3, r2]
mov lr, pc
bx r2
_080B1E74:
mov r2, #0
mov ip, #0
bl arm_CalcCollisionDirection
mov r6, r0
ldrb r1, [OTHER, #0x3f] // hitType
mov r0, #0x22
mul r1, r0, r1
ldrb r0, [THIS, #0x40] // hurtType
add r0, r0, r1
mov r1, #0xc
mul r2, r0, r1
ldr r1, _080B2014 @ =gCollisionMtx
add r3, r2, r1 // gCollisionMtx + 12 * (34 * hurtType + hurtType)
mov r1, #0
ldrb r0, [r3]
cmp r0, #0xff
ldrheq r1, [r3, #2]
ldr r0, _080B2018 @ =gCollisionHandlers
ldr r7, [r0, r1, lsl #2]
mov r0, r4
mov r1, r5
mov r2, r6
mov lr, pc
bx r7
_080B1ED4:
cmp r0, #0 // RESULT_NO_COLLISION
beq no_col
cmp r0, #2 // RESULT_COLLISION_WITHOUT_SET
beq col_no_set
// RESULT_COLLISION
ldrb r0, [THIS, #0x3c] // collisionFlags
and r0, r0, #0x80
lsr r0, r0, #5
ldrb r1, [OTHER, #0x3c] // collisionFlags
and r1, r1, #0x80
lsr r1, r1, #4
add r0, r0, r1
add r1, pc, #0xF4 @ =_080B1FFC
ldr r0, [r1, r0]
mov lr, pc
bx r0 // jumptable 0 1 2
_080B1F10:
strb r6, [OTHER, #0x3e]
eor r6, r6, #0x10
strb r6, [THIS, #0x3e]
col_no_set:
mov r0, #1
no_col:
pop {r2, r3, r6, r7, r8, sb, ip, lr}
bx lr
not_overlapping:
mov r0, #0
b no_col
// BBOX_SOLID THIS
arm_func_start arm_sub_080B1F30
arm_sub_080B1F30: @ 0x080B1F30
ldrh r0, [THIS, #0x2e]
ldrh r1, [OTHER, #0x2e]
sub r0, r0, r1
ldrsb r1, [BB_OTHER]
sub r0, r0, r1
ldrh r1, [THIS, #0x32]
ldrh r2, [OTHER, #0x32]
sub r1, r1, r2
ldrsb r2, [BB_OTHER, #1]
sub r1, r1, r2
bx lr
// BBOX_SOLID OTHER
arm_func_start arm_sub_080B1F5C
arm_sub_080B1F5C: @ 0x080B1F5C
ldrh r0, [THIS, #0x2e]
ldrh r1, [OTHER, #0x2e]
sub r0, r0, r1
ldrsb r1, [BB_THIS]
add r0, r0, r1
ldrh r1, [THIS, #0x32]
ldrh r2, [OTHER, #0x32]
sub r1, r1, r2
ldrsb r2, [BB_THIS, #1]
add r1, r1, r2
bx lr
// BBOX_SOLID BOTH
arm_func_start arm_sub_080B1F88
arm_sub_080B1F88: @ 0x080B1F88
ldrh r0, [THIS, #0x2e]
ldrh r1, [OTHER, #0x2e]
sub r0, r0, r1
ldrh r1, [THIS, #0x32]
ldrh r2, [OTHER, #0x32]
sub r1, r1, r2
bx lr
// BBOX_REFLECT OTHER
arm_func_start arm_sub_080B1FA4
arm_sub_080B1FA4: @ 0x080B1FA4
ldrb r0, [r5, #0x15] // invert direction
eor r0, r0, #0x10
b _080B1FB4
// BBOX_REFLECT THIS
_080B1FB0:
ldrb r0, [THIS, #0x15] // direction
_080B1FB4:
sub r1, r0, #8 // turn counterclockwise
and r1, r1, #0x1f // normalize
sub r1, r6, r1 // sub calcDir
and r1, r1, #0x1f // normalize
cmp r1, #0x11
bxlo lr // branch if facing to the right
sub r0, r6, r0 // sub calcDir
sub r0, r0, #8 // turn counterclockwise
and r0, r0, #0x1f // normalize
sub r6, r6, r0, lsl #1 // calcDir -= 2 * temp
and r6, r6, #0x1f
bx lr
// BBOX_REFLECT BOTH
arm_func_start arm_sub_080B1FE4
arm_sub_080B1FE4: @ 0x080B1FE4
ldrb r6, [THIS, #0x15] // direction
// BBOX_REFLECT NONE, BBOX_SOLID NONE
_080B1FE8:
bx lr
_080B1FEC: .4byte ram_sub_080B1FE8
_080B1FF0: .4byte ram_sub_080B1F30
_080B1FF4: .4byte ram_sub_080B1F5C
_080B1FF8: .4byte ram_sub_080B1F88
_080B1FFC: .4byte ram_sub_080B1FE8
_080B2000: .4byte ram_sub_080B1FB0
_080B2004: .4byte ram_sub_080B1FA4
_080B2008: .4byte ram_sub_080B1FE4
_080B200C: .4byte gCollidableList
_080B2010: .4byte gCollidableCount
_080B2014: .4byte gCollisionMtx
_080B2018: .4byte gCollisionHandlers
arm_func_start IntrMain
IntrMain:
mov r3, #0x4000000
add r3, r3, #0x200
ldr r2, [r3] @ lo 16: interrupt_enable, hi 16: interrupt_request
ldrh r1, [r3, #8] @ interrupt master enable
mrs r0, spsr
push {r0, r1, r2, r3, lr}
and r1, r2, r2, lsr #16
ands r0, r1, #0x2000 @ external irq
bne _080B20D4
mov ip, #4
ands r0, r1, #0x80 @ serial comm
bne _080B2074
mov ip, #0xc
ands r0, r1, #4 @ vcount
bne _080B2074
mov ip, #0x10
ands r0, r1, #1 @ vblank
bne _080B2074
mov ip, #0x14
ands r0, r1, #0x40 @ timer 3 overflow
bne _080B2074
mov ip, #0
_080B2074:
strh r0, [r3, #2]
bic r2, r2, r0
ldr r1, _080B20E4 @ =0x0000208C
and r1, r1, r2
strh r1, [r3]
mrs r3, apsr
bic r3, r3, #0xdf
orr r3, r3, #0x1f
msr cpsr_fc, r3
ldr r1, _080B20E8 @ =ram_gUnk_080B2A70
ldr r0, [r1, ip]
stmdb sp!, {lr}
mov lr, pc
bx r0
arm_func_start sub_080B20AC
sub_080B20AC: @ 0x080B20AC
ldm sp!, {lr}
mrs r3, apsr
bic r3, r3, #0xdf
orr r3, r3, #0x92
msr cpsr_fc, r3
pop {r0, r1, r2, r3, lr}
strh r2, [r3]
strh r1, [r3, #8]
msr spsr_fc, r0
bx lr
_080B20D4:
mov r0, #0
strh r0, [r3, #8]
strb r0, [r3, #-0x17c]
_080B20E0:
b _080B20E0
.align 2, 0
_080B20E4: .4byte 0x0000208C
_080B20E8: .4byte ram_gUnk_080B2A70
arm_func_start arm_CheckBits
arm_CheckBits: @ 0x080B20EC
add r3, r0, r1, lsr #3
and r1, r1, #7
ldr r0, _080B21A4 @ =0x01010101
lsl r1, r0, r1
_080B20FC:
ldrb r0, [r3]
ands r0, r0, r1
bxeq lr
lsls r1, r1, #1
addhs r1, r1, #1
addhs r3, r3, #1
subs r2, r2, #1
bne _080B20FC
mov r0, #1
bx lr
arm_func_start arm_MakeFadeBuff256
arm_MakeFadeBuff256: @ 0x080B2124
push {r4, r5, r6, r7, r8, sb, sl, fp}
mul r3, r2, r3
mov r4, #0x400
sub r2, r4, r2, lsl #2
ldr r7, _080B21A8 @ =0x02000006
ldrb r7, [r7]
ldr ip, _080B21AC @ =gUnk_08000F54
add ip, ip, r7, lsl #4
ldm ip, {r8, sb, sl}
mov r7, #0x3e
mov ip, #0x10
_080B2150:
ldrh r6, [r0], #2
lsl r6, r6, #1
and r4, r7, r6
mla r4, r2, r4, r3
and r5, r7, r6, lsr #5
mla r5, r2, r5, r3
and r6, r7, r6, lsr #10
mla r6, r2, r6, r3
and r4, r7, r4, lsr #10
and r5, r7, r5, lsr #10
and r6, r7, r6, lsr #10
ldrh r4, [r8, r4]
ldrh r5, [sb, r5]
ldrh r6, [sl, r6]
orr r4, r4, r5
orr r4, r4, r6
strh r4, [r1], #2
subs ip, ip, #1
bne _080B2150
pop {r4, r5, r6, r7, r8, sb, sl, fp}
bx lr
.align 2, 0
_080B21A4: .4byte 0x01010101
_080B21A8: .4byte 0x02000000 + 6 @ brightness preference
_080B21AC: .4byte gUnk_08000F54
arm_ClearAndUpdateEntities:
ldr r11, _080B2270 @ =gUpdateContext
ldr r1, [r11]
ldm r1, {r7, r8, r9, r10}
ldr sp, [r11, #0xc]
ldr r8, [r11, #4]
ldr r0, [r11, #8]
add pc, pc, #0x60 @ =_080B2230
@ gUpdateContext {
@ void* chosen_table;
@ void* linked_list_top;
@ void* curr_entity;
@ void* restore_sp;
@ }
arm_func_start arm_UpdateEntities
arm_UpdateEntities: @ 0x080B21B0 @
@ UpdateEntities starts here
@ arg0 (r0) : 0 = entities, 1 = managers
ldr r1, _080B2274 @ =gUnk_080026A4
add r1, r1, r0, lsl #4
push {r4 - r11, lr}
ldr r11, _080B2278 @ =gUpdateContext
str r1, [r11, #0x0]
str sp, [r11, #0xc]
ldm r1, {r7, r8, r9, r10}
next_list: @ traverse entity linked list
add r8, r8, #8
str r8, [r11, #4]
cmp r8, r9
bhs lists_complete
ldr r4, [r8, #4] @ entity -> next
next_entity:
cmp r4, r8
beq next_list
mov r0, #0
str r0, [r7]
str r4, [r11, #8]
ldrb r1, [r4, #8] @ entity -> kind
ldr r1, [r10, r1, lsl #2]
mov r0, r4
mov lr, pc
bx r1 @ call entity kind update function
ldr r0, [r11, #8]
cmp r0, r4 @ update collision if entity is still alive
bleq UpdateCollision
_080B2230: @ jumped here if ClearAndUpdateEntities
ldr r4, [r0, #4]
b next_entity
lists_complete:
mov r0, #0
str r0, [r11, #8]
pop {r4 - r11, lr}
bx lr
_080B2248::
_080B2248: .4byte DeleteThisEntity @ 0x3005fbc
_080B224C: .4byte PlayerUpdate
_080B2250: .4byte DeleteThisEntity
_080B2254: .4byte EnemyUpdate
_080B2258: .4byte ProjectileUpdate
_080B225C: .4byte DeleteThisEntity
_080B2260: .4byte ObjectUpdate
_080B2264: .4byte NPCUpdate
_080B2268: .4byte ItemUpdate
_080B226C: .4byte ManagerUpdate
_080B2270: .4byte gUpdateContext
_080B2274: .4byte gUnk_080026A4
_080B2278: .4byte gUpdateContext
// calculating knockback?
arm_func_start arm_sub_080B227C
arm_sub_080B227C: @ 0x080B227C
push {r4-r8, lr}
ldr r2, [r0, #0x48] // tgt.hitbox
cmp r2, #0
beq ret_false
ldr r3, [r1, #0x48] // org.hitbox
cmp r3, #0
beq ret_false
ldrh r4, [r1, #0x2e]
ldrsb r5, [r3]
add r4, r4, r5
ldrh r5, [r0, #0x2e]
sub r4, r4, r5
ldrsb r5, [r2]
sub r4, r4, r5 // temp = (tgt.x + tgt.hitbox.x) - (org.x + org.hitbox.x)
ldrb r5, [r2, #6]
ldrb r6, [r3, #6]
add r5, r5, r6
add r6, r4, r5 // temp = temp + (tgt.hitbox.width + org.hitbox.width)
lsl r7, r5, #1
cmp r7, r6
blo ret_false // not colliding
cmp r4, #0
movpl ip, #8
movmi ip, #0x18
rsbmi r4, r4, #0
sub r8, r5, r4
ldrh r4, [r1, #0x32]
ldrsb r5, [r3, #1]
add r4, r4, r5
ldrh r5, [r0, #0x32]
sub r4, r4, r5
ldrsb r5, [r2, #1]
sub r4, r4, r5
ldrb r2, [r2, #7]
ldrb r3, [r3, #7]
add r3, r2, r3
add r5, r4, r3
lsl r6, r3, #1
cmp r6, r5
blo ret_false
cmp r4, #0
movpl r2, #0x10
movmi r2, #0
rsbmi r4, r4, #0
sub r7, r3, r4
cmp r7, r8
movhs r7, r8
movhs r2, ip
cmp r7, #0
beq ret_false
cmp r7, #5
movhs r7, #4
mov r0, r1
lsl r1, r7, #8
ldr r3, _080B2378 @ =sub_080044AE
mov lr, pc
bx r3
_080B2360:
pop {r4-r8, lr}
mov r0, #1
bx lr
ret_false:
pop {r4-r8, lr}
mov r0, #0
bx lr
.align 2, 0
_080B2378: .4byte sub_080044AE
arm_func_start arm_CalcCollisionDirection
arm_CalcCollisionDirection: @ 0x080B237C
subs r2, r2, r0
movpl r0, #0
movmi r0, #0x20
rsbmi r2, r2, #0
subs r3, r1, ip
rsbmi r3, r3, #0
addmi r0, r0, #0x10
cmp r2, r3
movhs r1, r3
movhs r3, r2
movhs r2, r1
addhs r0, r0, #8
lsl r2, r2, #3
lsl r1, r3, #1
cmp r2, r3
addhs r0, r0, #1
addhs r3, r3, r1
cmp r2, r3
addhs r0, r0, #1
addhs r3, r3, r1
cmp r2, r3
addhs r0, r0, #1
addhs r3, r3, r1
cmp r2, r3
addhs r0, r0, #1
ldr r1, _080B23EC @ =gUnk_0800464E
ldrb r0, [r1, r0]
bx lr
.align 2, 0
_080B23EC: .4byte gUnk_0800464E
arm_func_start arm_DrawEntities
arm_DrawEntities: @ 0x080B23F0
.ifdef EU
push {r4, r5, r6, r7, r8, sb, sl, fp, lr}
ldr fp, _080B2A30 @ =gOAMControls
ldrb r2, [fp, #3]
cmp r2, #0x80
bhs _080B19C0EU
add r0, pc, #0x54 @ =_080B19C0
str r0, [fp, #0x18]
str sp, [fp, #0x14]
ldrb r0, [fp, #0xf]
cmp r0, #0xff
bne _080B1984
bl _080B1FBC
_080B1980:
mov r0, #0x0
_080B1984:
ldr r1, _080B2154 @ =0x03006958
ldr r1, [r1, r0, lsl #2]
str r1, [fp, #0x1c]
ldr r0, _080B2A34 @ =gUnk_081326EC
ldr r0, [r0]
bl sub_080B19C8
ldr r0, _080B2A38 @ =gUnk_081326EC
ldr r0, [r0, #4]
bl sub_080B19C8
ldr r0, _080B2A3C @ =gUnk_081326EC
ldr r0, [r0, #8]
bl sub_080B19C8
ldr r0, _080B2A40 @ =gUnk_081326EC
ldr r0, [r0, #0xc]
bl sub_080B19C8
_080B19C0EU:
pop {r4, r5, r6, r7, r8, sb, sl, fp, lr}
bx lr
arm_func_start sub_080B19C8
sub_080B19C8: @ 0x080B19C8
ldrb r2, [r0]
cmp r2, #0
bxeq lr
ldr r1, _080B2A44 @ =0x08131D3C
ldr r1, [r1, #0x10]
mov r2, #0
strb r2, [r1]
stmdb sp!, {lr}
bl ResolveOamDrawPriority
bl sub_080B2534
ldm sp!, {lr}
b _080B1C40EU
.else
.ifdef DEMO_JP @ TODO deduplicate same as EU
push {r4, r5, r6, r7, r8, sb, sl, fp, lr}
ldr fp, _080B2A30 @ =gOAMControls
ldrb r2, [fp, #3]
cmp r2, #0x80
bhs _080B19C0EU
add r0, pc, #0x54 @ =_080B19C0
str r0, [fp, #0x18]
str sp, [fp, #0x14]
ldrb r0, [fp, #0xf]
cmp r0, #0xff
bne _080B1984
bl _080B1FBC
_080B1980:
mov r0, #0x0
_080B1984:
ldr r1, _080B2154 @ =0x03006958
ldr r1, [r1, r0, lsl #2]
str r1, [fp, #0x1c]
ldr r0, _080B2A34 @ =gUnk_081326EC
ldr r0, [r0]
bl sub_080B19C8
ldr r0, _080B2A38 @ =gUnk_081326EC
ldr r0, [r0, #4]
bl sub_080B19C8
ldr r0, _080B2A3C @ =gUnk_081326EC
ldr r0, [r0, #8]
bl sub_080B19C8
ldr r0, _080B2A40 @ =gUnk_081326EC
ldr r0, [r0, #0xc]
bl sub_080B19C8
_080B19C0EU:
pop {r4, r5, r6, r7, r8, sb, sl, fp, lr}
bx lr
arm_func_start sub_080B19C8
sub_080B19C8: @ 0x080B19C8
ldrb r2, [r0]
cmp r2, #0
bxeq lr
ldr r1, _080B2A44 @ =0x08131D3C
ldr r1, [r1, #0x10]
mov r2, #0
strb r2, [r1]
stmdb sp!, {lr}
bl ResolveOamDrawPriority
bl sub_080B2534
ldm sp!, {lr}
b _080B1C40EU
.else
push {r4, r5, r6, r7, r8, sb, sl, fp, lr}
ldr fp, _080B2A30 @ =gOAMControls
ldrb r2, [fp, #3]
cmp r2, #0x80
bhs _080B2440
add r0, pc, #0x34 @ =_080B2440
str r0, [fp, #0x18]
str sp, [fp, #0x14]
ldr r0, _080B2A34 @ =gUnk_081326EC
ldr r0, [r0]
bl sub_080B2448
ldr r0, _080B2A38 @ =gUnk_081326EC
ldr r0, [r0, #4]
bl sub_080B2448
ldr r0, _080B2A3C @ =gUnk_081326EC
ldr r0, [r0, #8]
bl sub_080B2448
ldr r0, _080B2A40 @ =gUnk_081326EC
ldr r0, [r0, #0xc]
bl sub_080B2448
_080B2440:
pop {r4, r5, r6, r7, r8, sb, sl, fp, lr}
bx lr
arm_func_start sub_080B2448
sub_080B2448: @ 0x080B2448
ldrb r2, [r0]
cmp r2, #0
bxeq lr
ldr r1, _080B2A44 @ =gUnk_081326EC
ldr r1, [r1, #0x10]
mov r2, #0
strb r2, [r1]
stmdb sp!, {lr}
bl ResolveOamDrawPriority
bl sub_080B2534
ldm sp!, {lr}
b _080B26B4
.endif
.endif
arm_func_start ResolveOamDrawPriority
ResolveOamDrawPriority: @ 0x080B2478
prio_a .req r8
prio_b .req r5
mov sb, r0
mov r1, r0
ldrb r2, [r1], #4
mov ip, r1
sub sl, r2, #1
add r2, r1, sl, lsl #2
cmp sl, #0
beq no_objs
_080B2498:
lsl r3, sl, #2
mov r6, #0
_080B24A0:
cmp r6, sl
bhs _080B2524
sub r1, r2, r3
sub r1, r1, r6, lsl #2
_080B24B0:
cmp r1, ip
blo _080B251C
# sprite A
ldr r4, [r1]
# pos
ldr r8, [r4, #0x30]
add r8, #0x80000000
lsr r8, #3
# load priority bits, NOT so 0 = highest priority
ldrb r0, [r4, #0x29]
mvn r0, r0
orr prio_a, r8, r0, lsl #29
add r7, r1, r3
next_sprite:
cmp r2, r7
blo a_priority
# sprite B
ldr r5, [r7]
ldr r0, [r5, #0x30]
add r0, #0x80000000
lsr r0, #3
ldrb r5, [r5, #0x29]
mvn r5, r5
orr prio_b, r0, r5, lsl #29
cmp prio_a, prio_b
bhs a_priority
ldr r5, [r7], -r3
str r5, [r7], r3, lsl #1
b next_sprite
a_priority:
str r4, [r7, -r3]!
sub r1, r1, r3
b _080B24B0
_080B251C:
add r6, #1
b _080B24A0
_080B2524:
lsrs sl, #1
bne _080B2498
no_objs:
mov r0, sb
bx lr
arm_func_start sub_080B2534
sub_080B2534: @ 0x080B2534
stmdb sp!, {lr}
mov r4, r0
ldrb r5, [r4], #4
_080B2540:
ldr r0, [r4], #4
push {r4, r5}
bl sub_080B255C
pop {r4, r5}
subs r5, r5, #1
bgt _080B2540
ldm sp!, {pc}
arm_func_start sub_080B255C
sub_080B255C: @ 0x080B255C
.ifdef EU
stmdb sp!, {lr}
mov r4, r0
bl sub_080B299C
ldr r3, [fp, #0x1c]
mov lr, pc
.ifdef DEMO_JP
bx r3
.else
bxne r3
.endif
mov r5, #0
strb r5, [fp, #0x12]
ldrsb r2, [r4, #0x29]
ands r2, r2, #8
beq _080B1BB8
ldrsh r3, [r4, #0x36]
cmp r3, #0
bmi _080B1BA4
mov r1, #0
mov r2, #0
bl sub_080B1BCC
ldrb r1, [r4, #0x18]
and r1, r1, #0x30
mov r1, r1
cmp r0, #0x19
beq _080B1B98
cmp r0, #0x2f
beq _080B1B64
cmp r0, #0xf
bne _080B1BA4
mov r5, #2
strb r5, [fp, #0x12]
add r7, r7, r5
ldrb r2, [fp, #1]
and r2, r2, #0x18
add r2, r2, #0x80
lsr r2, r2, #2
b _080B1B74
_080B1B64:
ldrb r2, [r4, #0x2e]
ldrb r3, [r4, #0x32]
eor r2, r2, r3
and r2, r2, #6
_080B1B74:
ldr r3, _080B2A48 @ =ram_0x80b2b58
add r2, r1, r2, lsl #1
ldr sl, [r3, r2]
push {r4, r8, sb}
mov r8, #0
and sb, sb, #0xc00
bl sub_080B2874
pop {r4, r8, sb, lr}
b _080B2718
_080B1B98:
mov r5, #2
strb r5, [fp, #0x12]
add r7, r7, r5
_080B1BA4:
stmdb sp!, {r4}
mov r0, r4
bl _080B2718
pop {r4, lr}
b _080B1BC0
_080B1BB8:
ldm sp!, {lr}
b _080B2718
_080B1BC0:
ldrsh r1, [r4, #0x36]
ldrb r0, [r4, #0x29]
tst r0, #0x10
beq _080B1BD8
cmp r1, #0
bxpl lr
_080B1BD8:
tst r0, #0x20
beq _080B1BEC
ldrb r0, [fp, #1]
tst r0, #1
bxne lr
_080B1BEC:
mov r2, r7
cmp r1, #0
submi r2, r2, r1
ldr r3, _080B2A4C @ =gUnk_081326EC
ldr r3, [r3, #0x10]
ldrb r0, [r3]
cmp r0, #0x40
bxhs lr
add r0, r0, #1
strb r0, [r3]
add r3, r3, r0, lsl #2
lsr r0, sb, #0xa
and r0, r0, #3
orr r0, r0, r2, lsl #6
strh r0, [r3, #2]
ldrb r0, [r4, #0x18]
and r0, r0, #0x30
lsr r0, r0, #4
orr r0, r0, r6, lsl #6
strh r0, [r3]
bx lr
_080B1C40EU:
ldr r4, _080B2A50 @ =gUnk_081326EC
ldr r4, [r4, #0x10]
ldrb r5, [r4]
cmp r5, #0
bxeq lr
stmdb sp!, {lr}
add r4, r4, #4
_080B1C5C:
ldrsh r0, [r4]
asr r6, r0, #6
and r1, r0, #7
ldr sl, _080B2A54 @ =ram_0x80b2bd8
ldr sl, [sl, r1, lsl #2]
ldrsh r0, [r4, #2]
asr r7, r0, #6
and r1, r0, #3
lsl sb, r1, #0xa
mov r8, #0
push {r4, r5}
bl sub_080B2874
pop {r4, r5}
add r4, r4, #4
subs r5, r5, #1
bgt _080B1C5C
ldm sp!, {lr}
bx lr
.else
.ifdef DEMO_JP @ TODO deduplicate nearly same as EU
stmdb sp!, {lr}
mov r4, r0
bl sub_080B299C
ldr r3, [fp, #0x1c]
mov lr, pc
.ifdef DEMO_JP
bx r3
.else
bxne r3
.endif
mov r5, #0
strb r5, [fp, #0x12]
ldrsb r2, [r4, #0x29]
ands r2, r2, #8
beq _080B1BB8
ldrsh r3, [r4, #0x36]
cmp r3, #0
bmi _080B1BA4
mov r1, #0
mov r2, #0
bl sub_080B1BCC
ldrb r1, [r4, #0x18]
and r1, r1, #0x30
mov r1, r1
cmp r0, #0x19
beq _080B1B98
cmp r0, #0x2f
beq _080B1B64
cmp r0, #0xf
bne _080B1BA4
mov r5, #2
strb r5, [fp, #0x12]
add r7, r7, r5
ldrb r2, [fp, #1]
and r2, r2, #0x18
add r2, r2, #0x80
lsr r2, r2, #2
b _080B1B74
_080B1B64:
ldrb r2, [r4, #0x2e]
ldrb r3, [r4, #0x32]
eor r2, r2, r3
and r2, r2, #6
_080B1B74:
ldr r3, _080B2A48 @ =ram_0x80b2b58
add r2, r1, r2, lsl #1
ldr sl, [r3, r2]
push {r4, r8, sb}
mov r8, #0
and sb, sb, #0xc00
bl sub_080B2874
pop {r4, r8, sb, lr}
b _080B2718
_080B1B98:
mov r5, #2
strb r5, [fp, #0x12]
add r7, r7, r5
_080B1BA4:
stmdb sp!, {r4}
mov r0, r4
bl _080B2718
pop {r4, lr}
b _080B1BC0
_080B1BB8:
ldm sp!, {lr}
b _080B2718
_080B1BC0:
ldrsh r1, [r4, #0x36]
ldrb r0, [r4, #0x29]
tst r0, #0x10
beq _080B1BD8
cmp r1, #0
bxpl lr
_080B1BD8:
tst r0, #0x20
beq _080B1BEC
ldrb r0, [fp, #1]
tst r0, #1
bxne lr
_080B1BEC:
mov r2, r7
cmp r1, #0
submi r2, r2, r1
ldr r3, _080B2A4C @ =gUnk_081326EC
ldr r3, [r3, #0x10]
ldrb r0, [r3]
cmp r0, #0x40
bxhs lr
add r0, r0, #1
strb r0, [r3]
add r3, r3, r0, lsl #2
lsr r0, sb, #0xa
and r0, r0, #3
orr r0, r0, r2, lsl #6
strh r0, [r3, #2]
ldrb r0, [r4, #0x18]
and r0, r0, #0x30
lsr r0, r0, #4
orr r0, r0, r6, lsl #6
strh r0, [r3]
bx lr
_080B1C40EU:
ldr r4, _080B2A50 @ =gUnk_081326EC
ldr r4, [r4, #0x10]
ldrb r5, [r4]
cmp r5, #0
bxeq lr
stmdb sp!, {lr}
add r4, r4, #4
_080B1C5C:
ldrsh r0, [r4]
asr r6, r0, #6
and r1, r0, #7
ldr sl, _080B2A54 @ =ram_0x80b2bd8
ldr sl, [sl, r1, lsl #2]
ldrsh r0, [r4, #2]
asr r7, r0, #6
and r1, r0, #3
lsl sb, r1, #0xa
mov r8, #0
push {r4, r5}
bl sub_080B2874
pop {r4, r5}
add r4, r4, #4
subs r5, r5, #1
bgt _080B1C5C
ldm sp!, {lr}
bx lr
.else
stmdb sp!, {lr}
mov r4, r0
bl sub_080B299C
mov r5, #0
strb r5, [fp, #0x12]
ldrsb r2, [r4, #0x29]
ands r2, r2, #8
beq _080B262C
ldrsh r3, [r4, #0x36]
cmp r3, #0
bmi _080B2618
mov r1, #0
mov r2, #0
bl sub_080B1BCC
ldrb r1, [r4, #0x18]
and r1, r1, #0x30
mov r1, r1
cmp r0, #0x19
beq _080B260C
cmp r0, #0x2f
beq _080B25D8
cmp r0, #0xf
bne _080B2618
mov r5, #2
strb r5, [fp, #0x12]
add r7, r7, r5
ldrb r2, [fp, #1]
and r2, r2, #0x18
add r2, r2, #0x80
lsr r2, r2, #2
b _080B25E8
_080B25D8:
ldrb r2, [r4, #0x2e]
ldrb r3, [r4, #0x32]
eor r2, r2, r3
and r2, r2, #6
_080B25E8:
ldr r3, _080B2A48 @ =ram_0x80b2b58
add r2, r1, r2, lsl #1
ldr sl, [r3, r2]
push {r4, r8, sb}
mov r8, #0
and sb, sb, #0xc00
bl sub_080B2874
pop {r4, r8, sb, lr}
b _080B2718
_080B260C:
mov r5, #2
strb r5, [fp, #0x12]
add r7, r7, r5
_080B2618:
stmdb sp!, {r4}
mov r0, r4
bl _080B2718
pop {r4, lr}
b _080B2634
_080B262C:
ldm sp!, {lr}
b _080B2718
_080B2634:
ldrsh r1, [r4, #0x36]
ldrb r0, [r4, #0x29]
tst r0, #0x10
beq _080B264C
cmp r1, #0
bxpl lr
_080B264C:
tst r0, #0x20
beq _080B2660
ldrb r0, [fp, #1]
tst r0, #1
bxne lr
_080B2660:
mov r2, r7
cmp r1, #0
submi r2, r2, r1
ldr r3, _080B2A4C @ =gUnk_081326EC
ldr r3, [r3, #0x10]
ldrb r0, [r3]
cmp r0, #0x40
bxhs lr
add r0, r0, #1
strb r0, [r3]
add r3, r3, r0, lsl #2
lsr r0, sb, #0xa
and r0, r0, #3
orr r0, r0, r2, lsl #6
strh r0, [r3, #2]
ldrb r0, [r4, #0x18]
and r0, r0, #0x30
lsr r0, r0, #4
orr r0, r0, r6, lsl #6
strh r0, [r3]
bx lr
_080B26B4:
ldr r4, _080B2A50 @ =gUnk_081326EC
ldr r4, [r4, #0x10]
ldrb r5, [r4]
cmp r5, #0
bxeq lr
stmdb sp!, {lr}
add r4, r4, #4
_080B26D0:
ldrsh r0, [r4]
asr r6, r0, #6
and r1, r0, #7
ldr sl, _080B2A54 @ =ram_0x80b2bd8
ldr sl, [sl, r1, lsl #2]
ldrsh r0, [r4, #2]
asr r7, r0, #6
and r1, r0, #3
lsl sb, r1, #0xa
mov r8, #0
push {r4, r5}
bl sub_080B2874
pop {r4, r5}
add r4, r4, #4
subs r5, r5, #1
bgt _080B26D0
ldm sp!, {lr}
bx lr
.endif
.endif
_080B2718:
ldrsb r0, [r4, #0x28]
cmp r0, #0
beq _080B27E4
bpl _080B2730
ldr sl, [r4, #0x64]
b sub_080B2874
_080B2730:
ldr r4, _080B2A58 @ =gUnk_020000C0
add r4, r4, r0, lsl #6
mov r5, #4
bic sb, sb, #0xf000
_080B2740:
ldrb r0, [r4]
tst r0, #1
bxeq lr
tst r0, #2
bne _080B27B8
ldrb r0, [r4, #1]
cmp r0, #0xff
beq _080B27A8
push {r4, r5, r6, r7, r8, sb, lr}
ldrb r2, [r4, #4]
eor r8, r8, r2, lsl #28
ldrsb r2, [r4, #6]
tst r8, #0x10000000
addeq r6, r6, r2
subne r6, r6, r2
ldrsb r2, [r4, #7]
tst r8, #0x20000000
addeq r7, r7, r2
addne r7, r7, r2
ldrb r2, [r4, #5]
orr sb, sb, r2, lsl #12
ldrb r2, [r4, #8]
add sb, sb, r2
ldrh r1, [r4, #2]
bl sub_080B27F4
pop {r4, r5, r6, r7, r8, sb, lr}
_080B27A8:
add r4, r4, #0x10
subs r5, r5, #1
bne _080B2740
bx lr
_080B27B8:
ldr r0, [r4, #0xc]
cmp r0, #0
beq _080B27A8
push {r4, r5, lr}
bl sub_080B299C
mov r4, r0
ldrb r5, [fp, #0x12]
add r7, r7, r5
bl _080B27E4
pop {r4, r5, lr}
b _080B27A8
_080B27E4:
ldrb r0, [r4, #0x1e]
cmp r0, #0xff
bxeq lr
ldrh r1, [r4, #0x12]
arm_func_start sub_080B27F4
sub_080B27F4: @ 0x080B27F4
ldr sl, _080B2A5C @ =gFrameObjLists
ldr r2, [sl, r1, lsl #2]
add r2, r2, sl
ldr r0, [r2, r0, lsl #2]
add sl, sl, r0
b sub_080B2874
arm_func_start arm_DrawDirect
arm_DrawDirect: @ 0x080B280C
cmp r2, #0xff
bxeq lr
ldr r3, _080B2A60 @ =gFrameObjLists
ldr r1, [r3, r1, lsl #2]
add r1, r1, r2, lsl #2
ldr r1, [r3, r1]
add r1, r1, r3
arm_sub_080ADA04:
ldrb r2, [r1]
cmp r2, #0
bxeq lr
push {r4, r5, r6, r7, r8, sb, sl, fp, lr}
ldr fp, _080B2A64 @ =gOAMControls
ldrb r3, [fp, #3]
cmp r3, #0x80
bhs _080B286C
mov sl, r1
ldrsh r6, [r0]
ldrsh r7, [r0, #2]
ldr r8, [r0, #4]
ldrh sb, [r0, #8]
add r3, pc, #0x8 @ =_080B286C
str r3, [fp, #0x18]
str sp, [fp, #0x14]
bl sub_080B2874
_080B286C:
pop {r4, r5, r6, r7, r8, sb, sl, fp, lr}
bx lr
arm_func_start sub_080B2874
sub_080B2874: @ 0x080B2874
ldrb r0, [sl], #1
lsls r0, r0, #0x18
bxeq lr
lsl sb, sb, #0x10
orr sb, r0, sb, lsr #16
ands r0, r8, #0x300
beq _080B289C
subs r0, r0, #0x100
movne r0, #0xc0
b _080B28A8
_080B289C:
and r0, r8, #0x30000000
lsr r0, r0, #0x18
add r0, r0, r0, lsl #1
_080B28A8:
ldr r5, _080B2A68 @ =ram_0x80b2be8
add r5, r5, r0
ldrb r0, [fp, #3]
orr sb, sb, r0, lsl #16
add ip, fp, #0x20
add ip, ip, r0, lsl #3
_080B28C0:
sub sb, sb, #0x1000000
ldrsb r2, [sl], #5
ldrsb r1, [sl, #-4]
tst r8, #0x300
bne _080B28E4
tst r8, #0x20000000
rsbne r1, r1, #0
tst r8, #0x10000000
rsbne r2, r2, #0
_080B28E4:
ldrb r3, [sl, #-3]
and r0, r3, #0xf0
add r4, r5, r0, lsr #2
add r1, r1, r7
ldrb r0, [r4, #1]
sub r1, r1, r0
cmp r1, #0xa0
bge _080B2974
ldrb r0, [r4, #3]
cmn r1, r0
ble _080B2974
add r2, r2, r6
ldrb r0, [r4]
sub r2, r2, r0
cmp r2, #0xf0
bge _080B2974
ldrb r0, [r4, #2]
cmn r2, r0
ble _080B2974
and r0, r1, #0xff
lsl r2, r2, #0x17
orr r0, r0, r2, lsr #7
orr r0, r0, r8
and r1, r3, #0xc0
orr r0, r0, r1, lsl #8
and r1, r3, #0x3c
eor r0, r0, r1, lsl #26
str r0, [ip], #4
ldrb r0, [sl, #-2]
add r0, r0, sb
tst r3, #1
bicne r0, r0, #0xf000
ldrb r1, [sl, #-1]
add r0, r0, r1, lsl #8
strh r0, [ip], #4
add sb, sb, #0x10000
_080B2974:
lsrs r0, sb, #0x18
bhs _080B298C
bne _080B28C0
lsr r0, sb, #0x10
strb r0, [fp, #3]
bx lr
_080B298C:
mov r0, #0x80
strb r0, [fp, #3]
ldr sp, [fp, #0x14]
ldr pc, [fp, #0x18]
arm_func_start sub_080B299C
sub_080B299C: @ 0x080B299C
ldrsb r6, [r0, #0x3d]
cmp r6, #0
ldrbgt r6, [fp, #0xe]
movle r6, #0
ldr ip, [r0, #0x18]
ldrh sb, [r0, #0x60]
ldrb r5, [r0, #0x1a]
orr r5, r5, r6
and r5, r5, #0xf
orr sb, sb, r5, lsl #12
ldrb r5, [r0, #0x1b]
and r5, r5, #0xc0
orr sb, sb, r5, lsl #4
ldrsh r6, [r0, #0x2e]
ldrsb r5, [r0, #0x62]
add r6, r6, r5
ldrsh r7, [r0, #0x32]
ldrsh r5, [r0, #0x36]
add r7, r7, r5
ldrsb r5, [r0, #0x63]
add r7, r7, r5
and r5, ip, #3
cmp r5, #2
beq _080B2A0C
ldrsh r5, [fp, #4]
sub r6, r6, r5
ldrsh r5, [fp, #6]
sub r7, r7, r5
_080B2A0C:
ldr r8, _080B2A6C @ =0x3E003F00
and r8, r8, ip
ldrb r5, [fp, #2]
orr r8, r8, r5, lsl #12
ldrb r5, [r0, #0x5b]
eor r5, r5, ip
and r5, r5, #0xc0
orr r8, r8, r5, lsl #22
bx lr
.align 2, 0
.ifdef EU
_080B1FBC:
mov sl, lr
ldrsh r0, [fp, #0x1c]
ldrsh r1, [fp, #0x1e]
ldrsh r2, [fp, #4]
sub r0, r0, r2
ldrsh r3, [fp, #6]
sub r1, r1, r3
mov r2, #0
mov r3, #0
bl arm_CheckBitsEU
mov r5, #0
ldr r4, _080B2194 @ =0x03003DF8
_080B1FECEU:
ldr r0, [r4, #8]
cmp r0, #0
beq _080B2074EU
ldrsh r6, [r0, #0x2e]
ldrsh r7, [r0, #0x32]
ldr r3, [r4, #4]
cmp r3, #0
beq _080B2024
ldrsb r0, [r3]
add r6, r6, r0
ldrsb r0, [r3, #1]
add r7, r7, r0
add r3, r3, #2
b _080B202C
_080B2024:
ldr r3, [r0, #0x48]
add r3, r3, #6
_080B202C:
ldrsh r0, [fp, #4]
sub r6, r6, r0
ldrsh r0, [fp, #6]
sub r7, r7, r0
ldrb r0, [r3]
ldrb r1, [r3, #1]
ldr r2, [fp, #1]
and r2, r2, #3
lsl r3, r2, #0x1c
lsrs r2, r2, #1
rsblo r0, r0, #0
subhs r0, r0, #8
rsbeq r1, r1, #0
subne r1, r1, #8
add r0, r0, r6
add r1, r1, r7
mov r2, #0
bl arm_CheckBitsEU
_080B2074EU:
add r4, r4, #0xc
add r5, r5, #1
cmp r5, #0x1f
bls _080B1FECEU
bx sl
arm_func_start arm_sub_080B2088
arm_sub_080B2088: @ 0x080B2088
ldr r5, [r4, #0x48]
cmp r5, #0
bxeq lr
ldrb r0, [r5, #6]
ldrb r1, [r5, #7]
ldr r2, [fp, #1]
and r2, r2, #3
lsl r3, r2, #0x1c
lsrs r2, r2, #1
rsblo r0, r0, #0
subhs r0, r0, #8
rsbeq r1, r1, #0
subne r1, r1, #8
ldrsb r2, [r5]
add r0, r6, r0
add r0, r0, r2
ldrsb r2, [r5, #1]
add r1, r7, r1
add r1, r1, r2
mov r2, sb
b arm_CheckBitsEU
_080B20DC:
mov r0, r6
mov r1, r7
mov r2, r9
mov r3, #0x0
arm_func_start arm_CheckBitsEU
arm_CheckBitsEU: @ 0x080B20EC
add ip, r1, #7
cmp ip, #0xa8
bxhs lr
add ip, r0, #7
cmp ip, #0xf8
bxhs lr
and r1, r1, #0xff
lsl r0, r0, #0x17
orr r0, r1, r0, lsr #7
eor r0, r0, r3
and r1, r2, #0xc00
add r1, r1, #0xff
ldrb r3, [fp, #3]
add ip, fp, #0x20
add ip, ip, r3, lsl #3
str r0, [ip]
strh r1, [ip, #4]
add r3, r3, #1
cmp r3, #0x80
bhs _080B298C
strb r3, [fp, #3]
bx lr
_080B2144:
.4byte ram_sub_080B2140
.4byte ram_sub_080B20DC
.4byte ram_sub_080B2088
.endif
.ifdef DEMO_JP @ TODO deduplicate same as EU
_080B1FBC:
mov sl, lr
ldrsh r0, [fp, #0x1c]
ldrsh r1, [fp, #0x1e]
ldrsh r2, [fp, #4]
sub r0, r0, r2
ldrsh r3, [fp, #6]
sub r1, r1, r3
mov r2, #0
mov r3, #0
bl arm_CheckBitsEU
mov r5, #0
ldr r4, _080B2194 @ =0x03003DF8
_080B1FECEU:
ldr r0, [r4, #8]
cmp r0, #0
beq _080B2074EU
ldrsh r6, [r0, #0x2e]
ldrsh r7, [r0, #0x32]
ldr r3, [r4, #4]
cmp r3, #0
beq _080B2024
ldrsb r0, [r3]
add r6, r6, r0
ldrsb r0, [r3, #1]
add r7, r7, r0
add r3, r3, #2
b _080B202C
_080B2024:
ldr r3, [r0, #0x48]
add r3, r3, #6
_080B202C:
ldrsh r0, [fp, #4]
sub r6, r6, r0
ldrsh r0, [fp, #6]
sub r7, r7, r0
ldrb r0, [r3]
ldrb r1, [r3, #1]
ldr r2, [fp, #1]
and r2, r2, #3
lsl r3, r2, #0x1c
lsrs r2, r2, #1
rsblo r0, r0, #0
subhs r0, r0, #8
rsbeq r1, r1, #0
subne r1, r1, #8
add r0, r0, r6
add r1, r1, r7
mov r2, #0
bl arm_CheckBitsEU
_080B2074EU:
add r4, r4, #0xc
add r5, r5, #1
cmp r5, #0x1f
bls _080B1FECEU
bx sl
arm_func_start sub_080B2088
sub_080B2088: @ 0x080B2088
ldr r5, [r4, #0x48]
cmp r5, #0
bxeq lr
ldrb r0, [r5, #6]
ldrb r1, [r5, #7]
ldr r2, [fp, #1]
and r2, r2, #3
lsl r3, r2, #0x1c
lsrs r2, r2, #1
rsblo r0, r0, #0
subhs r0, r0, #8
rsbeq r1, r1, #0
subne r1, r1, #8
ldrsb r2, [r5]
add r0, r6, r0
add r0, r0, r2
ldrsb r2, [r5, #1]
add r1, r7, r1
add r1, r1, r2
mov r2, sb
b arm_CheckBitsEU
_080B20DC:
mov r0, r6
mov r1, r7
mov r2, r9
mov r3, #0x0
arm_func_start arm_CheckBitsEU
arm_CheckBitsEU: @ 0x080B20EC
add ip, r1, #7
cmp ip, #0xa8
bxhs lr
add ip, r0, #7
cmp ip, #0xf8
bxhs lr
and r1, r1, #0xff
lsl r0, r0, #0x17
orr r0, r1, r0, lsr #7
eor r0, r0, r3
and r1, r2, #0xc00
add r1, r1, #0xff
ldrb r3, [fp, #3]
add ip, fp, #0x20
add ip, ip, r3, lsl #3
str r0, [ip]
strh r1, [ip, #4]
add r3, r3, #1
cmp r3, #0x80
bhs _080B298C
strb r3, [fp, #3]
bx lr
_080B2144:
.4byte ram_sub_080B2140
.4byte ram_sub_080B20DC
.4byte ram_sub_080B2088
.endif
_080B2A30: .4byte gOAMControls
.ifdef EU
_080B2154: .4byte 0x03006958 @TODO make pointer?
.endif
.ifdef DEMO_JP @ TODO deduplicate same as EU
_080B2154: .4byte 0x03006958 @TODO make pointer?
.endif
_080B2A34: .4byte gUnk_081326EC
_080B2A38: .4byte gUnk_081326EC
_080B2A3C: .4byte gUnk_081326EC
_080B2A40: .4byte gUnk_081326EC
_080B2A44: .4byte gUnk_081326EC
_080B2A48: .4byte ram_0x80b2b58
_080B2A4C: .4byte gUnk_081326EC
_080B2A50: .4byte gUnk_081326EC
_080B2A54: .4byte ram_0x80b2bd8
_080B2A58: .4byte gUnk_020000C0
_080B2A5C: .4byte gFrameObjLists
_080B2A60: .4byte gFrameObjLists
_080B2A64: .4byte gOAMControls
_080B2A68: .4byte ram_0x80b2be8
_080B2A6C: .4byte 0x3E003F00
.ifdef EU
_080B2194: .4byte 0x03003DF8 @TODO pointer?
.endif
.ifdef DEMO_JP @ TODO deduplicate same as EU
_080B2194: .4byte 0x03003DF8 @TODO pointer?
.endif
|