summaryrefslogtreecommitdiff
path: root/asm/init/__init_data.s
blob: c1b1a2bacc68470931013713c39c3e1595b16421 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
lbl_80003340:
/* 80003340  7C 08 02 A6 */	mflr r0
/* 80003344  90 01 00 04 */	stw r0, 4(r1)
/* 80003348  94 21 FF E8 */	stwu r1, -0x18(r1)
/* 8000334C  93 E1 00 14 */	stw r31, 0x14(r1)
/* 80003350  93 C1 00 10 */	stw r30, 0x10(r1)
/* 80003354  93 A1 00 0C */	stw r29, 0xc(r1)
/* 80003358  3C 60 80 00 */	lis r3, _rom_copy_info@ha /* 0x80005544@ha */
/* 8000335C  38 03 55 44 */	addi r0, r3, _rom_copy_info@l /* 0x80005544@l */
/* 80003360  7C 1D 03 78 */	mr r29, r0
/* 80003364  48 00 00 04 */	b lbl_80003368
lbl_80003368:
/* 80003368  48 00 00 04 */	b lbl_8000336C
lbl_8000336C:
/* 8000336C  83 DD 00 08 */	lwz r30, 8(r29)
/* 80003370  28 1E 00 00 */	cmplwi r30, 0
/* 80003374  41 82 00 38 */	beq lbl_800033AC
/* 80003378  80 9D 00 00 */	lwz r4, 0(r29)
/* 8000337C  83 FD 00 04 */	lwz r31, 4(r29)
/* 80003380  41 82 00 24 */	beq lbl_800033A4
/* 80003384  7C 1F 20 40 */	cmplw r31, r4
/* 80003388  41 82 00 1C */	beq lbl_800033A4
/* 8000338C  7F E3 FB 78 */	mr r3, r31
/* 80003390  7F C5 F3 78 */	mr r5, r30
/* 80003394  48 00 01 AD */	bl memcpy
/* 80003398  7F E3 FB 78 */	mr r3, r31
/* 8000339C  7F C4 F3 78 */	mr r4, r30
/* 800033A0  48 00 00 85 */	bl __flush_cache
lbl_800033A4:
/* 800033A4  3B BD 00 0C */	addi r29, r29, 0xc
/* 800033A8  4B FF FF C4 */	b lbl_8000336C
lbl_800033AC:
/* 800033AC  3C 60 80 00 */	lis r3, _bss_init_info@ha /* 0x800055C8@ha */
/* 800033B0  38 03 55 C8 */	addi r0, r3, _bss_init_info@l /* 0x800055C8@l */
/* 800033B4  7C 1D 03 78 */	mr r29, r0
/* 800033B8  48 00 00 04 */	b lbl_800033BC
lbl_800033BC:
/* 800033BC  48 00 00 04 */	b lbl_800033C0
lbl_800033C0:
/* 800033C0  80 BD 00 04 */	lwz r5, 4(r29)
/* 800033C4  28 05 00 00 */	cmplwi r5, 0
/* 800033C8  41 82 00 1C */	beq lbl_800033E4
/* 800033CC  80 7D 00 00 */	lwz r3, 0(r29)
/* 800033D0  41 82 00 0C */	beq lbl_800033DC
/* 800033D4  38 80 00 00 */	li r4, 0
/* 800033D8  48 00 00 81 */	bl memset
lbl_800033DC:
/* 800033DC  3B BD 00 08 */	addi r29, r29, 8
/* 800033E0  4B FF FF E0 */	b lbl_800033C0
lbl_800033E4:
/* 800033E4  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 800033E8  83 E1 00 14 */	lwz r31, 0x14(r1)
/* 800033EC  83 C1 00 10 */	lwz r30, 0x10(r1)
/* 800033F0  83 A1 00 0C */	lwz r29, 0xc(r1)
/* 800033F4  38 21 00 18 */	addi r1, r1, 0x18
/* 800033F8  7C 08 03 A6 */	mtlr r0
/* 800033FC  4E 80 00 20 */	blr