1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
|
#include "dolphin/os/OSCache.h"
#include "dolphin/base/PPCArch.h"
#include "dolphin/db.h"
#include "dolphin/os.h"
/* 8033B56C-8033B580 335EAC 0014+00 1/1 0/0 0/0 .text DCEnable */
static asm void DCEnable(void) {
// clang-format off
nofralloc
sync
mfspr r3, 0x3F0
ori r3, r3, 0x4000
mtspr 0x3F0, r3
blr
// clang-format on
}
/* 8033B580-8033B5AC 335EC0 002C+00 0/0 30/30 1/1 .text DCInvalidateRange */
asm void DCInvalidateRange(register void* start, register u32 nBytes) {
// clang-format off
nofralloc
cmplwi nBytes, 0
blelr
clrlwi r5, start, 0x1B
add nBytes, nBytes, r5
addi nBytes, nBytes, 0x1F
srwi nBytes, nBytes, 5
mtctr nBytes
do_invalidate:
dcbi 0, start
addi start, start, 0x20
bdnz do_invalidate
blr
// clang-format on
}
/* 8033B5AC-8033B5DC 335EEC 0030+00 0/0 11/11 0/0 .text DCFlushRange */
asm void DCFlushRange(register void* start, register u32 nBytes) {
// clang-format off
nofralloc
cmplwi nBytes, 0
blelr
clrlwi r5, start, 0x1B
add nBytes, nBytes, r5
addi nBytes, nBytes, 0x1F
srwi nBytes, nBytes, 5
mtctr nBytes
do_flush:
dcbf 0, start
addi start, start, 0x20
bdnz do_flush
sc
blr
// clang-format on
}
/* 8033B5DC-8033B60C 335F1C 0030+00 0/0 54/54 1/1 .text DCStoreRange */
asm void DCStoreRange(register void* start, register u32 nBytes) {
// clang-format off
nofralloc
cmplwi nBytes, 0
blelr
clrlwi r5, start, 0x1B
add nBytes, nBytes, r5
addi nBytes, nBytes, 0x1F
srwi nBytes, nBytes, 5
mtctr nBytes
do_store:
dcbst 0, start
addi start, start, 0x20
bdnz do_store
sc
blr
// clang-format on
}
/* 8033B60C-8033B638 335F4C 002C+00 0/0 2/2 0/0 .text DCFlushRangeNoSync */
asm void DCFlushRangeNoSync(register void* start, register u32 nBytes) {
// clang-format off
nofralloc
cmplwi nBytes, 0
blelr
clrlwi r5, start, 0x1B
add nBytes, nBytes, r5
addi nBytes, nBytes, 0x1F
srwi nBytes, nBytes, 5
mtctr nBytes
do_flush:
dcbf 0, start
addi start, start, 0x20
bdnz do_flush
blr
// clang-format on
}
/* 8033B638-8033B664 335F78 002C+00 0/0 13/13 3/3 .text DCStoreRangeNoSync */
asm void DCStoreRangeNoSync(register void* start, register u32 nBytes) {
// clang-format off
nofralloc
cmplwi nBytes, 0
blelr
clrlwi r5, start, 0x1B
add nBytes, nBytes, r5
addi nBytes, nBytes, 0x1F
srwi nBytes, nBytes, 5
mtctr nBytes
do_store:
dcbst 0, start
addi start, start, 0x20
bdnz do_store
blr
// clang-format on
}
/* 8033B664-8033B690 335FA4 002C+00 0/0 1/1 1/1 .text DCZeroRange */
asm void DCZeroRange(register void* start, register u32 nBytes) {
// clang-format off
nofralloc
cmplwi nBytes, 0
blelr
clrlwi r5, start, 0x1B
add nBytes, nBytes, r5
addi nBytes, nBytes, 0x1F
srwi nBytes, nBytes, 5
mtctr nBytes
do_zero:
dcbz 0, start
addi start, start, 0x20
bdnz do_zero
blr
// clang-format on
}
/* 8033B690-8033B6C4 335FD0 0034+00 0/0 6/6 0/0 .text ICInvalidateRange */
asm void ICInvalidateRange(register void* start, register u32 nBytes) {
// clang-format off
nofralloc
cmplwi nBytes, 0
blelr
clrlwi r5, start, 0x1B
add nBytes, nBytes, r5
addi nBytes, nBytes, 0x1F
srwi nBytes, nBytes, 5
mtctr nBytes
do_invalidate:
icbi 0, start
addi start, start, 0x20
bdnz do_invalidate
sync
isync
blr
// clang-format on
}
/* 8033B6C4-8033B6D4 336004 0010+00 0/0 5/5 0/0 .text ICFlashInvalidate */
asm void ICFlashInvalidate(void) {
// clang-format off
nofralloc
mfspr r3, 0x3F0
ori r3, r3, 0x800
mtspr 0x3F0, r3
blr
// clang-format on
}
/* 8033B6D4-8033B6E8 336014 0014+00 1/1 0/0 0/0 .text ICEnable */
static asm void ICEnable(void) {
// clang-format off
nofralloc
isync
mfspr r3, 0x3F0
ori r3, r3, 0x8000
mtspr 0x3F0, r3
blr
// clang-format on
}
/* 8033B6E8-8033B7B4 336028 00CC+00 1/1 0/0 0/0 .text __LCEnable */
asm void __LCEnable(void) {
// clang-format off
nofralloc
mfmsr r5
ori r5, r5, 0x1000
mtmsr r5
lis r3, 0x8000
li r4, 0x400
mtctr r4
do_store:
dcbt 0, r3
dcbst 0, r3
addi r3, r3, 0x20
bdnz do_store
mfspr r4, 0x398
oris r4, r4, 0x100F
mtspr 0x398, r4
nop
nop
nop
nop
nop
nop
nop
nop
nop
nop
nop
nop
lis r3, 0xE000
ori r3, r3, 0x0002
mtdbatl 3, r3
ori r3, r3, 0x1FE
mtdbatu 3, r3
isync
lis r3, 0xE000
li r6, 0x200
mtctr r6
li r6, 0
do_load:
dcbz_l r6, r3
addi r3, r3, 0x0020
bdnz do_load
nop
nop
nop
nop
nop
nop
nop
nop
nop
nop
nop
nop
blr
// clang-format on
}
/* 8033B7B4-8033B7EC 3360F4 0038+00 0/0 0/0 1/1 .text LCEnable */
void LCEnable(void) {
BOOL interrupt = OSDisableInterrupts();
__LCEnable();
OSRestoreInterrupts(interrupt);
}
/* 8033B7EC-8033B814 33612C 0028+00 0/0 2/2 1/1 .text LCDisable */
asm void LCDisable(void) {
// clang-format off
nofralloc
lis r3, 0xE000
li r4, 0x200
mtctr r4
do_invalidate:
dcbi 0, r3
addi r3, r3, 0x20
bdnz do_invalidate
mfspr r4, 0x398
rlwinm r4, r4, 0, 4, 2
mtspr 0x398, r4
blr
// clang-format on
}
/* 8033B814-8033B838 336154 0024+00 1/1 0/0 0/0 .text LCStoreBlocks */
static asm void LCStoreBlocks(register void* destAddr, register void* srcAddr,
register u32 blockNum){
// clang-format off
nofralloc
rlwinm r6, blockNum, 0x1E, 0x1B, 0x1F
clrlwi destAddr, destAddr, 4
or r6, r6, destAddr
mtspr 0x39A, r6
rlwinm r6, blockNum, 2, 0x1C, 0x1D
or r6, r6, srcAddr
ori r6, r6, 2
mtspr 0x39B, r6
blr
// clang-format on
} /* 8033B838-8033B8E4 336178 00AC+00 0/0 0/0 3/3 .text LCStoreData */
u32 LCStoreData(void* destAddr, void* srcAddr, u32 nBytes) {
u32 blocks = (nBytes + 31) / 32;
u32 ret = (blocks + 127) / 128;
while (blocks > 0) {
if (blocks < 128) {
LCStoreBlocks(destAddr, srcAddr, blocks);
blocks = 0;
} else {
LCStoreBlocks(destAddr, srcAddr, 0);
blocks -= 128;
destAddr = (char*)destAddr + 0x1000;
srcAddr = (char*)srcAddr + 0x1000;
}
}
return ret;
}
/* 8033B8E4-8033B8F8 336224 0014+00 0/0 0/0 3/3 .text LCQueueWait */
asm void LCQueueWait(register u32 len) {
// clang-format off
nofralloc
mfspr r4, 0x398
rlwinm r4, r4, 8, 28, 31
cmpw r4, len
bgt LCQueueWait
blr
// clang-format on
}
static void L2Disable(void) {
__sync();
PPCMtl2cr(PPCMfl2cr() & ~0x80000000);
__sync();
}
/* 8033B8F8-8033B990 336238 0098+00 1/1 0/0 0/0 .text L2GlobalInvalidate */
void L2GlobalInvalidate(void) {
L2Disable();
PPCMtl2cr(PPCMfl2cr() | 0x00200000);
while (PPCMfl2cr() & 0x00000001u)
;
PPCMtl2cr(PPCMfl2cr() & ~0x00200000);
while (PPCMfl2cr() & 0x00000001u) {
DBPrintf(">>> L2 INVALIDATE : SHOULD NEVER HAPPEN\n");
}
}
/* 8033B990-8033BAF0 3362D0 0160+00 1/1 0/0 0/0 .text DMAErrorHandler */
void DMAErrorHandler(u16 error, OSContext* context, ...) {
u32 hid2 = PPCMfhid2();
OSReport("Machine check received\n");
OSReport("HID2 = 0x%x SRR1 = 0x%x\n", hid2, context->srr1);
if (!(hid2 & (HID2_DCHERR | HID2_DNCERR | HID2_DCMERR | HID2_DQOERR)) ||
!(context->srr1 & SRR1_DMA_BIT)) {
OSReport("Machine check was not DMA/locked cache related\n");
OSDumpContext(context);
PPCHalt();
}
OSReport("DMAErrorHandler(): An error occurred while processing DMA.\n");
OSReport("The following errors have been detected and cleared :\n");
if (hid2 & HID2_DCHERR) {
OSReport("\t- Requested a locked cache tag that was already in the cache\n");
}
if (hid2 & HID2_DNCERR) {
OSReport("\t- DMA attempted to access normal cache\n");
}
if (hid2 & HID2_DCMERR) {
OSReport("\t- DMA missed in data cache\n");
}
if (hid2 & HID2_DQOERR) {
OSReport("\t- DMA queue overflowed\n");
}
// write hid2 back to clear the error bits
PPCMthid2(hid2);
}
static void L2Init(void) {
u32 oldMSR;
oldMSR = PPCMfmsr();
__sync();
PPCMtmsr(MSR_IR | MSR_DR);
__sync();
L2Disable();
L2GlobalInvalidate();
PPCMtmsr(oldMSR);
}
void L2Enable(void) {
PPCMtl2cr((PPCMfl2cr() | L2CR_L2E) & ~L2CR_L2I);
}
/* 8033BAF0-8033BBE4 336430 00F4+00 0/0 2/2 0/0 .text __OSCacheInit */
void __OSCacheInit() {
if (!(PPCMfhid0() & HID0_ICE)) {
ICEnable();
DBPrintf("L1 i-caches initialized\n");
}
if (!(PPCMfhid0() & HID0_DCE)) {
DCEnable();
DBPrintf("L1 d-caches initialized\n");
}
if (!(PPCMfl2cr() & L2CR_L2E)) {
L2Init();
L2Enable();
DBPrintf("L2 cache initialized\n");
}
OSSetErrorHandler(OS_ERROR_MACHINE_CHECK, DMAErrorHandler);
DBPrintf("Locked cache machine check handler installed\n");
}
|
